[
Home
]
[ Index:
by date
|
by threads
]
[ Message by date: previous | next ] [ Message in thread: previous | next ] [ Thread: previous | next ]
[ Message by date: previous | next ] [ Message in thread: previous | next ] [ Thread: previous | next ]
| Date: | -- (:) |
| From: | Ping Hu <Ping.Hu@i...> |
| Subject: | Re: VLIW & caml: how? |
Todd Graham Lewis wrote: > > I've been reading that VLIW as implemented on the IA-64/Merced will post > problems for conventional compilers such as gcc which don't have a very > expansive view of the code they're compiling. How well will o'caml deal > with optimizing for this sort of architecture? Any thoughts? > If you can describe the IA-64/Merced at assembly language and hardware level, such as -- the lexical and syntactical structure of the assembly language used, -- the hardware resources(say register, memories, functional units etc), ... in the environment SALTO(a retargetable System for Assembly Language Transformation and Optimization, http://www.irisa.fr/caps/PROJECTS/Salto/), which has already offered several desciption examples for realistic architectures(Sparc, TM1000(VLIW), etc), then the compiler back-ends can handle the local and global optimization (even Software pipelining) provided in SALTO. Ofcource, the compilers can also implement theirs own optimizing algorithms with the support of SALTO. -- Ping Hu