Browse thread
Array 4 MB size limit
[
Home
]
[ Index:
by date
|
by threads
]
[ Message by date: previous | next ] [ Message in thread: previous | next ] [ Thread: previous | next ]
[ Message by date: previous | next ] [ Message in thread: previous | next ] [ Thread: previous | next ]
| Date: | -- (:) |
| From: | skaller <skaller@u...> |
| Subject: | Re: [Caml-list] Array 4 MB size limit |
On Sat, 2006-05-20 at 23:42 +0200, Oliver Bandel wrote: > On Sat, May 20, 2006 at 08:12:22PM +1000, skaller wrote: > Two dual core G5: > > http://www.apple.com/powermac/ We're looking at how N will increase in N-core CPU chips. There are plenty of boards that support multiple CPUs (you can get a 8x Opteron board, that's 16 cores, and not really that expensive -- the CPUs are though :). 'In theory' CISC should die, RISC should support higher N on the same wafer. -- John Skaller <skaller at users dot sf dot net> Felix, successor to C++: http://felix.sf.net